

Table of Content

Page 1	01.Index and Notes
Page 2	02.Block Diagram
Page 3	03.Power Tree
Page 4	04.System Power Sequence
Page 5	05.CONNECT
Page 6	06.PCIE-PCIE2.0 Slot-Ekey
Page 7	07.PCIE-PCIE3.0 Slot-Mkey
Page 8	08.VI-HDMI2.0 RX
Page 9	09.USB2HUB
Page 10	10.RK3588 Power/GND
Page 11	11.RK3588 OSC/PLL/PMUIO
Page 12	12.RK3588 DDR Controler
Page 13	13.RK3588_Flash/SD Controller
Page 14	14.RK3588_USB30/USB20_Ctrl
Page 15	15.RK3588_SARADC/1.8V Only GPIO
Page 16	16.RK3588_MIPI Interface
Page 17	17.RK3588_HDMI/eDP Interface
Page 18	18.RK3588_PCIE30/PCIE20/SATA30
Page 19	19.RK3588_1.8V/ 3.3V GPIO
Page 20	20.Power_DC IN
Page 21	21.Audio Codec-ES8316
Page 22	22.Power-PMIC_RK806-1
Page 23	23.Power_Ext Discrete
Page 24	24.PCIE TO RJ45_RTL8125B
Page 25	25.Flash-eMMC Flash
Page 26	26.TF Card
Page 27	27.USB20x2 Double Port
Page 28	28.USB30x2 Double Port
Page 29	29.Type-C Port
Page 30	30.VI-Camera_MIPI-CSI
Page 31	31.VO-HDMI2.1 TX
Page 32	32.DRAM-LPDDR4X_200P_1X32bit
Page 33	33.VO-LCM_MIPI

Mean to Interface
Mean to IC

PCIe3.0 x4
RC and EP Mode

RJ-45

RJ-45

WIFI

SATA3.0 x 5

PHONE

SPK x 2

BUCK
5V

BUCK
4V

Pmic
RK806_1
+
DiscretePower

HDMI2.0 RX

USB2.0_HOST


USB2.0_HOST

Type-C

Display

USB3.0_HOST

VGA Port



Power Tree

typ ec 20v,15v,12v



typ ec

Note:
With SATA,PCIe, the current is
estimated according to the
actual number of SATA,PCIe

DC/DC
5000mA

DC/DC
8000mA




VCC4V0_SYS
Seq:0

VCC5V0_SYS
Seq:0



RK806-1




Power on
Sequence




VCC 2V0 PLDO S3

VCC 1V1 NLDO S3

VCC 1V1 NLDO S3



Power Sequence





Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map






IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V






Size	Title: ROCK 5B	REV
A3	Page Name: 06.PCIE-PCIE2.0_Slot-Ekey	1.1
Date: Wednesday, June 29, 2022	Sheet 6 of 33	


PCIe3.0 x 4 Slot



HDMI2.0 RX




Size	Title:	ROCK 5B	REV
A4	Page Name:	08.VI-HDMI2.0 RX	1.1
Date:	Wednesday, June 29, 2022	Sheet	8 of 33





RK3588_E (OSC/PLL/PMUIO1/2)

Note:
The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.
 $CL = (CL1 * CL2) / (CL1 + CL2)$ + PCB strays
Total CL < 12pF





RK3588_F (PMUIO2)





DDR FILTER




radxa

Size	Title:	REV
A3	ROCK 5B	1.1
Page Name: 12.RK3588 DDR Controller		
Date: Wednesday, June 29, 2022	Sheet 12 of 33	

RK3588_M(TYPEC/DP)

U1000M




USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	DP_TX_Lane0-3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L(USB2.0 HOST/OTG)


U1000L




radxa

Size	Title:	ROCK 5B	REV
A3	Page Name:	14.RK3588_USB30/USB20_Ctrl	1.1
Date:	Wednesday, June 29, 2022	Sheet	14 of 33


RK3588_G (VCCIO1 Domain)



RK3588_H (VCCIO3 Domain)



RK3588_U (SARADC/OTP)



BOOT MODE CONFIG

TABLE 1

Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0-EMMC-SD Card-USB



BOARD ID CONFIG

TABLE 2


Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	A
LEVEL2	100K	20K	682	0.3V	B
LEVEL3	100K	51K	1365	0.6V	C
LEVEL4	100K	100K	2047	0.9V	D
LEVEL5	100K	200K	2730	1.2V	E
LEVEL6	100K	499K	3412	1.5V	F
LEVEL7	100K	DNP	4095	1.8V	H

Size	Title: ROCK 5B	REV
A3	Page Name: 15.RK3588_SARADC/1.8V Only GPIO	1.1
Date: Wednesday, June 29, 2022	Sheet 15 of 33	

RK3588_Q/R(MIPI_D/C_PHY0/1)



RK3588_P(MIPI_CSI_RX_PHY)




MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.


Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.






RK3588_N (PCIE20)







PCIE30_PORT0 + PCIE30X4_CTL--- MKEY
PCIE20_0 + PCIE1X_0CTL--- RTL8125B
PCIE20_1 + PCIE20_1_2CTL --- EKEY
PCIE20_2 + XXXCC --- USB3.0

RK3588_O (PCIE30)







TYPEC-IN ----> **MP8759** **DCDC** **5.148V** ----> **USB**
 ----> **VCC5V0** ----> **MP8759** **DCDC** **4.039V** ----> **PMU**
 ----> **40PIN**



FAN_POWER


radxa		
Size:	Title:	ROCK 5B
A3	Page Name:	20.Power_DC IN
Date:	Wednesday, June 29, 2022	Sheet 20 of 33
REV	1.1	

CODEC ES8316




Size:	Title: ROCK 5B	REV 1.1
A3	Page Name: 21.Audio Codec-ES8316	
Date: Wednesday, June 29, 2022		Sheet 21 of 33


PMIC RK806-1 BUCK





PMIC RK806-1 Management




PMIC RK806-1 LDO





RTL8125B(S)_BG 0.95V
RTL8111K 1.0V




EEPROM Option
For RTL8125B(S)_BG & RTL8111K



Noise Isolation



Clock Source



must be use SMD type XTAL for RTL8125B(S)

For RTL8125B(S)_BG


- * R27 is based on the XTAL drive level spec to choose the appropriate resistor. Do not cascade R25 on CHXTAL1 patch.

For RTL8111K


- * R25 is based on the XTAL drive level spec to choose the appropriate resistor. Do not cascade R27 on CHXTAL2 patch.

eMMC FLASH


Default:7.2mA





TF CARD



USB2.0






USB Impedance 90R





$I_{lim}(A) = 6800 / R_{set}(ohm)$



USB3.0 HOST PORT










USB Impedance 90R





Size	Title: ROCK 5B	REV
A4	Page Name: 28.USB30x2 Double Port	1.1
Date: Wednesday, June 29, 2022	Sheet 28 of 33	

Type-C PORT





TYPEC IN	12bit ADC	ADC-IN6
5V	35e	0.37V
9V	610	0.68V
12V	815	0.9V
15V	a1a	1.136V
20V	d79	1.51V

30PIN_FPC_0.5

$$\text{DOVDD}=1.7\text{V}-1.9\text{V}; \text{I}=1\text{mA}$$


Pin66:PDM1-SDI3




HDMI TX0





HDMI TX eARC




HDMI TX DDC




HDMI TX CEC




HDMI TX1





HDMI TX eARC





HDMI TX DDC





HDMI TX CEC



LPDDR4/4X



MIPI DPHY1 TX




Note:

Mipi lcd and edp lcd can't be used at the same time.

MIPI FPC Pin List

- Pin1 :GND
- Pin2 :D0N
- Pin3 :D0P
- Pin4 :GND
- Pin5 :D1N
- Pin6 :D1P
- Pin7 :GND
- Pin8 :CLKN
- Pin9 :CLKP
- Pin10:GND
- Pin11:D2N
- Pin12:D2P
- Pin13:GND
- Pin14:D3N
- Pin15:D3P
- Pin16:GND
- Pin17:LCD_PWM_BL(3.3V)
- Pin18:NO USE
- Pin19:VCC_LCD(3.3V)
- Pin20:LCD_RST 0.3V
- Pin21:HW ID
- Pin22:LCD_BL_EN(1.8V/3.3V)
- Pin23:TP_I2C_SCL(3.3V)
- Pin24:TP_I2C_SDA(3.3V)
- Pin25:TP_INT(3.3V)
- Pin26:TP_RST(3.3V)
- Pin27:GND
- Pin28:5V0
- Pin29:5V0
- Pin30:5V0



LCD

RT9293B: L5000=22UH
MP3302 : L5000=4.7UH
ET21637: L5000=10UH R5004=NC

